

IN THE CLAIMS:

---

1. (Currently Amended) A computer system comprising:
- a memory; and
- a memory controller having ~~wherein the memory controller includes a~~  
refresh timing circuit to compensate for operating conditions in the computer  
system by evaluating time between memory refresh events when the computer  
system is operating in a normal mode ~~for generating clock pulses used to trigger~~  
~~memory refresh events.~~
2. (Currently Amended) The computer system of claim 1, wherein the refresh timing  
circuit triggers memory refresh events whenever the computer system is operating in-a  
~~normal mode and a low power mode,~~ the memory refresh events triggered based upon the  
evaluated time between memory refresh events when the computer system was operating  
in a normal mode.
3. (Currently Amended) The computer system of claim 2, wherein the refresh timing  
circuit further comprises:
- a clock generator to generate ~~for generating~~ the clock pulses;
- a first counter coupled to the clock generator to count the number of clock  
pulses between memory refresh events;

21

a storage register coupled to the clock generator and the counter to store a value representing the number of clock pulses between memory refresh events; and

a comparator coupled to the clock generator, the counter and the storage register.

4. (Currently Amended) The computer system of claim 3, wherein ~~the first counter counts the number of clock pulses generated by~~ the clock generator comprises:

a host clock refresh counter to reference a host clock signal to generate memory refresh events whenever the computer system is operating in a normal mode; and

a clock generator to generate clock signals to generate clock signals to trigger the memory refresh events when the computer system is operating in the low power mode.

5. (Original) The computer system of claim 34, wherein the first counter transmits data to the storage register whenever the computer system is operating in the normal mode, the data representing the number of clock pulses counted by the counter since the occurrence of a prior memory refresh event.

6. (Original) The computer system of claim 5, wherein the storage register transmits the data to the comparator upon a transition from the normal mode to the low power mode.

7. (Original) The computer system of claim 6, wherein the first counter transmits signals to the comparator whenever the computer system is operating in the low power

mode, the signal representing the number of clock pulses received from the clock generator.

8. (Original) The computer system of claim 7, wherein the comparator compares the signal received from the first counter and the data received from the storage register, and wherein the comparator transmits a refresh trigger signal whenever there is a match between the signal and the data.

9. (Original) The computer system of claim 4, wherein the refresh timing circuit further comprises a second counter.

10. (Original) The computer system of claim 9, wherein the first counter counts the number of clock pulses generated by the clock generator while the computer system is operating in the low power mode and the second counter counts the number of clock pulses generated by the clock generator while the computer system is operating in a normal mode.

11. (Original) The computer system of claim 10, wherein the second counter transmits data to the storage register upon the occurrence of a memory refresh event whenever the computer system is operating in the normal mode, the data representing the number of clock pulses counted by the counter since the occurrence of a previous memory refresh event.

12. (Original) The computer system of claim 11, wherein the second counter is deactivated and the first counter is activated whenever the computer system transitions from the normal mode to the low power mode.

13. (Original) The computer system of claim 12, wherein the first counter transmits signals to the comparator whenever the computer system is operating in the low power mode, the signal representing the number of clock pulses received from the clock generator.

14. (Original) The computer system of claim 3, wherein the refresh timing circuit includes a second counter for triggering memory refresh events whenever the computer system is operating in the normal mode.

15. (Original) The computer system of claim 1, wherein the memory is an Extended Data Out Dynamic Random Access Memory (EDO DRAM) and the memory controller is an EDO DRAM controller.

16. (Currently Amended) A memory controller comprising:  
a refresh timing circuit to compensate for operating conditions in a computer system by evaluating time between memory refresh events when the computer system is operating in a normal mode for generating clock pulses used to trigger memory refresh events.

17. (Currently Amended) The memory controller of claim 16, wherein the refresh timing circuit further comprises:

a clock generator to generate ~~for generating~~ the clock pulses;

a first counter coupled to the clock generator to count the number of clock pulses between memory refresh events;

① a storage register coupled to the clock generator and the counter to store a value representing the number of clock pulses between memory refresh events; and

a comparator coupled to the clock generator, the counter and the storage register.

18. (Currently Amended) The memory controller of claim 16 ~~17~~, wherein the ~~memory controller operates in a normal mode and a low power mode~~; refresh timing circuit triggers memory refresh events whenever the computer system is operating in a low power mode, the memory refresh events triggered based upon the evaluated time between memory refresh events when the computer system was operating in a normal mode.

19. (Currently Amended) The memory controller of claim 17 ~~18~~, wherein the first counter counts the number of clock pulses generated by the clock generator.

20. (Previously Presented) The memory controller of claim 19, wherein the first counter transmits data to the storage register whenever the memory controller is operating in the normal mode, the data representing the number of clock pulses counted by the counter since the occurrence of a previous memory refresh event.

21. (Previously Presented) The memory controller of claim 20, wherein the storage register transmits the data to the comparator upon a transition from the normal mode to the low power mode.

22. (Previously Presented) The memory controller of claim 21, wherein the first counter transmits signals to the comparator whenever the memory controller is operating in the low power mode, the signal representing the number of clock pulses received from the clock generator.

23. (Previously Presented) The memory controller of claim 22, wherein the comparator compares the signal received from the first counter and the data received from the storage register, and wherein the comparator transmits a refresh trigger signal whenever there is a match between the signal and the data.

24. (Previously Presented) The memory controller of claim 19, wherein the refresh timing circuit further comprises a second counter.

25. (Previously Presented) The memory controller of claim 24, wherein the first counter counts the number of clock pulses generated by the clock generator while the memory controller is operating in the low power mode and the second counter counts the number of clock pulses generated by the clock generator while the memory controller is operating in the normal mode.

26. (Previously Presented) The memory controller of claim 25, wherein the second counter transmits data to the storage register upon the occurrence of a memory refresh event whenever the memory controller is operating in the normal mode, the data

representing the number of clock pulses counted by the counter since the occurrence of a previous memory refresh event.

27. (Previously Presented) The memory controller of claim 26, wherein the second counter is deactivated and the first counter is activated whenever the memory controller transitions from the normal mode to the low power mode.

28. (Previously Presented) The memory controller of claim 27, wherein the first counter transmits signals to the comparator whenever the memory controller is operating in the low power mode, the signal representing the number of clock pulses received from the clock generator.

29-37. (Cancelled)

38. (Currently Amended) A refresh timing circuit comprising:

an internal clock generator having:

a host clock refresh counter to reference a host clock signal to generate memory refresh events whenever a computer system is operating in a normal mode; and

a clock generator to generate clock signals to generate clock signals to trigger the memory refresh events whenever the computer system is operating in the low power mode.

~~a first counter coupled to the clock generator;~~

~~a storage register coupled to the clock generator and the counter; and~~

~~a comparator coupled to the clock generator, the counter and the storage register.~~

39. (Currently Amended) The refresh timing circuit of claim 38, wherein the refresh timing circuit further comprises: ~~operates in a normal mode and a low power mode.~~

a first counter coupled to the clock generator to count a number of clock pulses between memory refresh events;

a storage register coupled to the clock generator and the counter to store a value representing the number of clock pulses between memory refresh events; and

a comparator coupled to the clock generator, the counter and the storage register.

40. (Previously Presented) The refresh timing circuit of claim 39, wherein the first counter counts the number of clock pulses generated by the clock generator.

41. (Previously Presented) The refresh timing circuit of claim 40, wherein the first counter transmits data to the storage register whenever the refresh timing circuit is operating in the normal mode, the data representing the number of clock pulses counted by the counter since the occurrence of a previous memory refresh event.

42. (Previously Presented) The refresh timing circuit of claim 41, wherein the storage register transmits the data to the comparator upon a transition from the normal mode to the low power mode.

43. (Previously Presented) The refresh timing circuit of claim 42, wherein the first counter transmits signals to the comparator whenever the refresh timing circuit is



operating in the low power mode, the signal representing the number of clock pulses received from the clock generator.

44. (Previously Presented) The refresh timing circuit of claim 43, wherein the comparator compares the signal received from the first counter and the data received from the storage register, and wherein the comparator transmits a refresh trigger signal whenever there is a match between the signal and the data.

45. (Previously Presented) The refresh timing circuit of claim 40, further comprising a second counter.

46. (Previously Presented) The refresh timing circuit of claim 45, wherein the first counter counts the number of clock pulses generated by the clock generator while the refresh timing circuit is operating in the low power mode and the second counter counts the number of clock pulses generated by the clock generator while the refresh timing circuit is operating in the normal mode.

47. (Previously Presented) The refresh timing circuit of claim 46, wherein the second counter transmits data to the storage register upon the occurrence of a memory refresh event whenever the refresh timing circuit is operating in the normal mode, the data representing the number of clock pulses counted by the counter since the occurrence of a previous memory refresh event.

48. (Previously Presented) The refresh timing circuit of claim 47, wherein the second counter is deactivated and the first counter is activated whenever the refresh timing circuit transitions from the normal mode to the low power mode.

49. (Previously Presented) The refresh timing circuit of claim 48, wherein the first counter transmits signals to the comparator whenever the refresh timing circuit is operating in the low power mode, the signal representing the number of clock pulses received from the clock generator.

---